

REMARKS

- (1) Claims 13-24 and 33-44 are pending in the present application. Applicant cancelled Claims 1-12 and 25-32 herein. Applicant added new Claims 38-44 herein, but no new matter has been added.
- (2) The Office Action cited U.S. Patent 6,384,666 by Bertin, *et al.*, entitled *Antifuse Latch Device With Controlled Current Programming And Variable Trip Point* (referred to as "Bertin" hereinafter).
- (3) Claims 1-37 have been rejected under 35 U.S.C. § 102(b) as assertedly being anticipated by Bertin. Applicant respectfully traverses these rejections for the following reasons.

Claims 1-12

Applicant cancelled Claims 1-12 herein and, thus, the rejection of Claims 1-12 is now moot.

Claims 13-18

Claim 13 recites "[a] method of storing, in a latch circuit, information concerning a condition of a fuse; said latch circuit comprising . . . a first transistor, . . . said first transistor having a first terminal coupled to said input terminal of said pair of inverter circuits, *a further terminal coupled to a further terminal of said fuse*, and a gate terminal coupled to a strobe line."

A careful review of FIG. 1 in Bertin will reveal that the p-channel transistor (first PFET 14) has a first terminal coupled to a supply voltage (V_{int} 15), *but* a further terminal of the p-channel transistor 14 is connected to latch input node 16 and to a terminal of the n-channel transistor (first NFET 18). Note that neither of the terminals for the p-channel transistor (first PFET 14) in Bertin is connected to a terminal of the fuse 11, as Claim 13 requires. Because Bertin does not disclose this aspect required by Claim 13, Bertin cannot anticipate the invention of Claim 13.

Because Claims 14-18 depend from Claim 13, Claims 14-18 are patentable over Bertin for at least the same reasons presented above for Claim 13. Thus, Applicant respectfully asserts that Claims 13-18 are patentable over Bertin.

Claims 19-24

Claim 19 recites “[a] method of correcting an error in information stored in a latch circuit concerning a condition of a fuse; said latch circuit comprising . . . a first transistor, . . . said first transistor having a first terminal coupled to said input terminal of said pair of inverter circuits, *a further terminal coupled to a further terminal of said fuse*, and a gate terminal coupled to a strobe line.” As mentioned above regarding Claim 13, neither of the terminals for the p-channel transistor (first PFET 14) in FIG. 1 of Bertin is connected to a terminal of the fuse 11. Because Bertin does not disclose this aspect required by Claim 19, Bertin cannot anticipate the invention of Claim 19.

Because Claims 20-24 depend from Claim 19, Claims 20-24 are patentable over Bertin for at least the same reasons presented above for Claim 19. Thus, Applicant respectfully asserts that Claims 19-24 are patentable over Bertin.

Claims 25-32

Applicant cancelled Claims 25-32 herein and, thus, the rejection of Claims 25-32 is now moot.

Claims 33-37

Claim 33 recites “a first transistor having a first terminal coupled to said input terminal of said pair of inverter circuits, a further terminal coupled to a further terminal of said fuse, and a gate terminal coupled to a first signal line; and a second transistor having a first terminal coupled to a supply voltage, a further terminal coupled to said further terminal of said fuse and to said further terminal of said first transistor, and a gate terminal coupled to a second signal line.” Bertin does not disclose, teach, suggest, or motivate “a second transistor having a first terminal

coupled to a supply voltage, [and] *a further terminal coupled to said further terminal of said fuse and to said further terminal of said first transistor,*" as Claim 33 requires.

A careful review of FIG. 1 in Bertin will reveal that the p-channel transistor (first PFET 14) has a first terminal coupled to a supply voltage (V_{int} 15), *but* a further terminal of the p-channel transistor 14 is connected to latch input node 16 and to a terminal of the n-channel transistor (first NFET 18). Note that neither of the terminals for the p-channel transistor (first PFET 14) in Bertin is connected to a terminal of the fuse 11, as Claim 33 requires. Because Bertin does not disclose this aspect required by Claim 33, Bertin cannot anticipate the invention of Claim 33.

Because Claims 34-37 depend from Claim 33, Claims 34-37 are patentable over Bertin for at least the same reasons presented above for Claim 33. Thus, Applicant respectfully asserts that Claims 33-37 are patentable over Bertin.

(4) Applicant added new Claims 38-44 herein. Applicant respectfully asserts that these new claims are patentable over the cited art based on the following.

Claims 38-39

Because Claims 38-39 depend from Claim 33, Claims 38-39 are patentable over Bertin for at least the same reasons presented above for Claim 33.

Claims 40-43

Bertin does not disclose, teach, suggest, or motivate "a second transistor having a first terminal coupled to a supply voltage, [and] *a further terminal coupled to said further terminal of said fuse and to said further terminal of said first transistor,*" as Claim 40 requires. As mentioned above regarding Claim 33, neither of the terminals for the p-channel transistor (first PFET 14) in FIG. 1 of Bertin is connected to a terminal of the fuse 11. Because Bertin does not disclose this aspect required by Claim 40, Bertin cannot anticipate the invention of Claim 40.

Because Claims 41-43 depend from Claim 40, Claims 41-43 are patentable over Bertin for at least the same reasons presented above for Claim 40. Thus, Applicant respectfully asserts that Claims 40-43 are patentable over Bertin.

Claim 44

Bertin does not disclose, teach, suggest, or motivate "the first fuse terminal being electrically coupled to a first node," and "the second terminal of the p-channel transistor being electrically coupled to the first node," as Claim 44 requires. As mentioned above regarding Claim 33, neither of the terminals for the p-channel transistor (first PFET 14) in FIG. 1 of Bertin is connected to a terminal of the fuse 11. Because Bertin does not disclose this aspect required by Claim 44, Bertin cannot anticipate the invention of Claim 44.

(5) In view of the above, Applicant respectfully submits that the application is in condition for allowance and requests that the case be passed to issuance. If the Examiner should have any questions, Applicant requests that the Examiner contact Applicant's attorney at the address below. No fee is believed to be due at this time. In the event that there are any fees due herein to keep the application pending, other than an issue fee, please charge the same, or credit any overpayment, to Deposit Account No. 50-1065.

Respectfully submitted,

6/22/2005
Date

SLATER & MATSIL, L.L.P.
17950 Preston Rd., Suite 1000
Dallas, Texas 75252-5793
Tel. 972-732-1001
Fax: 972-732-9218

Barry W. Dove
Barry W. Dove
Attorney for Applicant
Reg. No. 45,862